ASIC front-end ASIC back-end custom layout sales success story about us
design service
auto P&R flow
TDL/Non-TDL
new methodology
We have successfully completed the Auto P&R project that has 0.18 um and 6.2 million gate count (glue logic 2 million gate) and high speed clock rate devices (200 Mhz). Also we are now offering the highest technology to our clients such as fitting the gate clock skew within 0.2 nanoseconds even though the clock is very complicated. Using our considerable experience and highest methodology and flow, we can fix the max transition setup and hold time violation in the shortest time; thus, we can guarantee a competitive Auto P&R TAT to our customers.

AlphaChips is considering the adoption of next generation tools (ASTRO, MAGMA flow) for high performance devices. With Samsung, we are also efficiently addressing recently emerging problems, such as cross talk, IR drop, and Electro Migration.

AlphaChips continuously supports thousands of Samsung's projects within the Auto P&R TAT; to date, all projects are error-free. Moreover, we offer the Auto P&R design service to our domestic and international clients who use the Samsung FAB.
patent
home home ASIC back-end Q&A sitemap