ASIC front-end ASIC back-end custom layout sales success story about us
design service
D/S flow
interface level
major activities

»ï¼ºÀüÀÚ¿¡¼­ ¸¹Àº °æÇèÀ» ½×Àº Engineer¿Í ¾ËÆÄĨ½º¿¡¼­ Àß ±³À°µÈ EngineerµéÀÌ ¿©·¯ºÐÀÌ Design ÇÑ Á¦Ç°À» ªÀº TAT ³»¿¡ 1st Silicon Pass°¡ µÉ ¼ö ÀÖµµ·Ï µµ¿Í µå¸³´Ï´Ù. »ï¼ºÀüÀÚ FABÀ» »ç¿ëÇϽô Designer ºÐµé²² RTL ÀÌÈÄ ´ÜºÎÅÍ Synthesis, DFT, Timing Closure, Multi-Power, Layout Interface, ARM Interface, Analog Interface, Test Vector Generation, Failure Analysis, Signal Integrity µî Ãֽбâ¼ú·Î Æí¾ÈÇÏ°Ô Design Service¸¦ Á¦°øÇØ µå¸®°í ÀÖ½À´Ï´Ù.

ÀÌ¹Ì ¼ö ¹é¿© °³ÀÇ ChipÀÌ
Error ¾øÀÌ Sample Out µÇ¾úÀ¸¸ç, ¿©·¯ Customer·Î ºÎÅÍ 1'st Silicon Pass¿¡ ´ëÇÑ FeedbackÀ» ¹Þ°í ÀÖ½À´Ï´Ù.

ÇöÀç´Â Áö¼Ó
ÀûÀ¸·Î »ï¼ºÀüÀڷκÎÅÍ °úÁ¦¸¦ ÀÔ¼öÇÏ¿© Level 1 °ú Level 2ÀÇ ÇüÅ·ΠDesign Service¸¦ Á¦°øÇϰí ÀÖÀ¸¸ç. »ï¼ºÀüÀÚ¿Í µ¿ÀÏÇÑ Work ȯ°æÀ» ±¸ÃàÇÏ¿© Level 2.5 ¿Í Level 3 ÇüÅ·Π±¹³» Design HouseµéÀÇ ´ë »ï¼ºÀüÀÚ Ã¢±¸ ¿ªÇÒÀ» ´ã´çÇϰí ÀÖ½À´Ï´Ù.

library
package
patent

home home ASIC front-end

Q&A sitemap